

# NRTW 2025

## National Reliability Technology Workshop

Mercredi 19 et Jeudi 20 mars 2025 | GANIL – Bd Henri Becquerel, 14000 Caen

# ENJEUX DE LA FIABILITÉ DES COMPOSANTS EN CONDITIONS EXTRÊMES


Florence MALOU

CNES

Organisé par :



# APPLICATIONS EN ENVIRONNEMENTS SÈVÈRES



NOUVEAUX DÉFIS  
TECHNOLOGIQUES  
NÉCESSITENT



- ↗ Intégration
- ↗ Fonctions
- ↗ Performance
- ↗ Robustesse
- ↘ Consommation
- ↘ Coût



# FEUILLE DE ROUTE COMPOSANTS




Silicium

FPGA ULTRA 7

Chiplet, UDSM

GaN/SiC Puissance

Convertisseurs A/D




GaN RF mmW



Photonique

Cellules Solaires


Détecteurs



Passif


Assemblage & PCB

SiP 2.5D/3D



Moyens d'essais  
Fiabilité /Radiation


# LOI DE MOORE



More MOORE miniaturization  
baseline CMOS: CPU, memory, logic

130 nm  
90 nm  
65 nm  
45 nm  
32 nm  
22 nm  
7 nm

More than MOORE diversification  
Analog/RF Passives HV power Sensors MEMS RFID/NFC







People and environment Interaction

System in package  
SiP


Information processing  
Digital content

System on chip  
SoC



Credit: EETimes


# LA LOI DE MOORE RALENTI



→ Partitionnement Chiplet & Intégration hétérogène




# UN DIFFERENTIATEUR DE COMPETITIVITE : LA TECHNO UDSM (ULTRA DEEP SUB-MICRON)



Déterminant : Finesse de gravure en nm


Impacte directement le nœud technologique & Dimensions

Transistor



1 wafer  
(issu d'un run de fonderie)



des centaines  
de puces



des milliards  
de transistors

Performance  
Consommation

qq nm \*




\* plus de 1000 fois plus petit qu'un cheveu...

# MICROÉLECTRONIQUE D'AUJOURD'HUI ET DE DEMAIN

## Solid state Non volatile Storage


- 3D Flash NAND
- Phase-change RAM / PRAM
- Ferroelectric RAM / FeRAM
- Magnetoresistive RAM / MRAM
- Conductive Bridge RAM (CB-RAM)

3D  
Flash  
NAND




## Advanced FET transistors

- FinFET
- FD-SOI transistor
- GAA Transistor (Gate All Around)
  - Multi-Bridge-Channel FET (MBCFET – Samsung)
  - Ribbon FET (Intel)
  - Vertical FET (VFET)



FinFET Transistor


Source : ST Microelectronics  
FD-SOI Transistor



Samsung MBCFET




## Chiplet




IBM & Samsung VFET

# EVOLUTION DES ASSEMBLAGES



**Package main function:**  
provide power and signaling from motherboard to die



**Added package value:**  
high density interconnects that enable larger die complexes from multiple process nodes

intel.

Assembly Test Technology Development




0655





# ASSEMBLAGE HÉTÉROGÈNE


## INTEL® CORE™ PROCESSORS WITH INTEL® HYBRID TECHNOLOGY FIRST HYBRID X86 ARCHITECTURE WITH FOVEROS




Source Yole SystemPlus

- DRAM stack:** CMOS 19nm DRAM
- PoP:** 3-layer PCB substrate
- Top die:** FinFET 10nm 13ML
- 3D integration:** Foveros
- Bottom die:** FinFET 22nm 11ML
- Package:** 4-layer PCB substrate
- Board:** 10-layer PCB substrate


# DÉFAILLANCES




QUALITÉ



ROBUSTESSE



REPORT SUR CARTE




RÉGLEMENTATION

# ENVIRONNEMENT SPATIAL

## Radiation belts



## Solar events




## Cosmic rays






# LOW EARTH ORBIT IN-FLIGHT FEEDBACK






# CONSEQUENCES : ... TO DEADLY



PRARE / ERS-1 instrument loss




# QUALIFICATION



→ Besoins de standards adaptés aux nouvelles technologies :  
GaN de Puissance , SiC, UDSM, Intégration 3D

# ENJEUX FIABILITÉ DE DEMAIN



CONNAISSANCE DES  
TECHNOLOGIES

Mécanisme de défaillances

Facteurs d'accélération



STANDARDS DE  
QUALIFICATION



ESSAIS ACCÉLÉRÉS



FIABILITÉ PRÉDICTIVE

# NRTW 2025

## National Reliability Technology Workshop

Mercredi 19 et Jeudi 20 mars 2025 | GANIL – Bd Henri Becquerel, 14000 Caen

**Merci aux contributeurs CNES :**  
**Robert Ecoffet, Jean-Baptiste Sauveplane, Guillaume Bascoul, Sophie Dareys**

# merci pour votre écoute !

**Contact**

**[Florence.malou@cnes.fr](mailto:Florence.malou@cnes.fr)**

Organisé par :

